Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:30 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/ResetReg
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u0:
Reg1PstEn
: a0
Component: u1:
Reg1PstEn
: a0
Component: u2:
Reg1PstEn
: a0
Component: u4:
RegEn
: a0
Component: u6:
WritePulse
: a0
Component: u7:
Inv1
: a0
Component: u5:
RegEn1
: a0
Component: u3:
Reg1PstEn
: a0
Component: u8:
RegEn
: a0
Component: u9:
Low
: a0