Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:25 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/Adr_Latch_And_Gen
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u0:
Adr_Latch_Count
: a0
Component: u1:
Latch
: a0
Component: u4:
Reg1
: a0
Component: u5:
AndInv
: a0
Component: u2:
Inv1
: a0
Component: u3:
Low1
: a0
Component: u6:
AndInv
: a0
Component: u7:
Adr_Latch
: a0