Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:26 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/Dec_Interrupter
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u0:
Reg1
: a0
Component: u2:
IACK_Cycle_Detect
: a0
Component: u4:
Reg1
: a0
Component: u5:
AndInv
: a0
Component: u9:
SelHold_IRQ
: a0
Component: u3:
LevelMatch
: a0
Component: u1:
AndG2
: a0
Component: u6:
Reg1Pst
: a0
Component: u7:
Reg1Pst
: a0