Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:25 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/Board
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u1:
To_digital
: a0
Component: u2:
LocalBAR_Switch
: a0
Component: u3:
DataBusBuffers
: a0
Component: u4:
N_To_digital
: a0
Component: u5:
N_To_digital
: a0
Component: u9:
Tri1
: a0
Component: u7:
Tri1
: a0
Component: u6:
Sharc
: a0
Component: u10:
Delay
: a0
Component: u12:
High
: a0
Component: u13:
Pullup
: a0
Component: u0:
FPGA
: a0
Component: u15:
PullDown
: a0
Component: u11:
DataSink
: a0
Component: u14:
Pullup1
: a0
Component: u16:
Pullup1
: a0
Component: u18:
Pullup1
: a0
Component: u19:
Pullup1
: a0
Component: u20:
Pullup1
: a0
Component: u21:
Pullup1
: a0
Component: u17:
Pullup
: a0
Component: u22:
Pullup1
: a0
Component: u23:
Pullup1
: a0
Component: u24:
DS2401
: a0
Component: u25:
Pullup1
: a0
Component: u30:
MRODIN
: a0
Component: u8:
SLinkSink
: a0