Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:26 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/DMA2Sharc
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u0:
RdPulseGen
: a0
Component: u1:
DMA_Statem
: a0
Component: u2:
OrG2
: a0
Component: u3:
D_TTC_Mux
: a0
Component: u4:
Reg1
: a0
Component: u5:
Reg1
: a0
Component: u7:
NOrG2
: a0