Generated by
EASE/HDL
for
peterj
on Mon Jul 02 10:55:25 2007
Back
Index
MROD_X_Out
Documentation for entity MROD_X_Out/ChanEn_Logic
Contents
Side Data
Generated HDL
Architectures
Architecture:
a0
Component: u0:
WritePulse
: a0
Component: u1:
Inv1
: a0
Component: u2:
RegEn_Impl
: a0
Component: u3:
Busy_mask
: a0
Component: u5:
Low
: a0
Component: u4:
Low1
: a0