| Generated by EASE/HDL for peterj on Mon Jul 02 10:55:25 2007 |
Back |
Index |
MROD_X_Out |
BusRequester |
| Contents | Side Data | Generated HDL |
| Label Name | Usage | VHDL |
| 1 |
Rst_n='0' | |
| 1 |
LocBG_n = '1' AND (AD_BRCST = '1' OR (DECODE = '1' AND SlaveHit_n = '0')) | |
| 1 |
NOT (AD_BRCST = '1' OR (DECODE = '1' AND SlaveHit_n = '0')) |
| Label Name | Usage | VHDL |
| 1 |
LocBR_n <= '1'; | |
| 1 |
LocBR_n <= '0'; | |
| 1 |
LocBR_n <= '1'; |