Back

Index

MROD_X_Out

To_digital1

Documentation for architecture MROD_X_Out/To_digital1/a0

VHDL Contents

    1  -- EASE/HDL begin --------------------------------------------------------------
    2  -- Architecture 'a0' of 'To_digital1.
    3  --------------------------------------------------------------------------------
    4  -- Copy of the interface declaration of Entity 'To_digital1' :
    5  -- 
    6  --   port(
    7  --     I : in     std_logic;
    8  --     O : out    std_logic);
    9  -- 
   10  -- EASE/HDL end ----------------------------------------------------------------
   11  
   12  architecture a0 of To_digital1 is
   13  
   14  begin
   15     O <= To_X01(I);
   16  end architecture a0 ; -- of To_digital1
   17