| Generated by EASE/HDL for peterj on Mon Jul 02 10:55:26 2007 |
Back |
Index |
MROD_X_Out |
DTACK_BERR_Statem |
| Contents | Side Data | Generated HDL |
| Label Name | Usage | VHDL |
| 1 |
Rst_n='0' | |
| 1 |
SelDTACK = '1' | |
| 1 |
NoDS = '1' | |
| 1 |
SelBERR = '1' | |
| 1 |
NoDS = '1' |