Generated by EASE/HDL for peterj on Mon Jul 02 10:55:26 2007 |
![]() |
![]() |
![]() |
![]() |
Contents | Side Data | Generated HDL |
1 -- EASE/HDL begin -------------------------------------------------------------- 2 -- 3 -- Architecture 'a0' of entity 'Delay'. 4 -- 5 -------------------------------------------------------------------------------- 6 -- 7 -- Copy of the interface declaration: 8 -- 9 -- generic( 10 -- Tpd : time := 4 ns); 11 -- port( 12 -- I : in std_logic; 13 -- O : out std_logic); 14 -- 15 -- EASE/HDL end ---------------------------------------------------------------- 16 17 architecture a0 of Delay is 18 19 begin 20 O <= Transport I after Tpd; 21 end architecture a0 ; -- of Delay 22