Back

Index

MROD_X_Out

Unequal

Documentation for architecture MROD_X_Out/Unequal/a0

VHDL Contents

    1  -- EASE/HDL begin --------------------------------------------------------------
    2  -- 
    3  -- Architecture 'a0' of entity 'Unequal'.
    4  -- 
    5  --------------------------------------------------------------------------------
    6  -- 
    7  -- Copy of the interface declaration:
    8  -- 
    9  --   port(
   10  --     A : in     std_logic_vector(3 downto 0);
   11  --     B : in     std_logic_vector(3 downto 0);
   12  --     O : out    std_logic);
   13  -- 
   14  -- EASE/HDL end ----------------------------------------------------------------
   15  
   16  architecture a0 of Unequal is
   17  
   18  BEGIN
   19     Process (A, B)
   20     Begin
   21        If A = B then
   22           O <= '0';
   23        Else
   24           O <= '1';
   25        End If;
   26     End Process;
   27  end architecture a0 ; -- of Unequal
   28