Generated by EASE/HDL for peterj on Mon Jul 02 11:00:53 2007
Back Index MROD_X_In NorG2

Documentation for architecture MROD_X_In/NorG2/a0

Contents Side Data Generated HDL

VHDL Contents

    1  -- EASE/HDL begin --------------------------------------------------------------
    2  -- 
    3  -- Architecture 'a0' of entity 'NorG2'.
    4  -- 
    5  --------------------------------------------------------------------------------
    6  -- 
    7  -- Copy of the interface declaration:
    8  -- 
    9  --   port(
   10  --     A : in     std_logic;
   11  --     B : in     std_logic;
   12  --     O : out    std_logic);
   13  -- 
   14  -- EASE/HDL end ----------------------------------------------------------------
   15  
   16  architecture a0 of NorG2 is
   17  
   18  BEGIN
   19     O <= Not (A Or B);
   20  end architecture a0 ; -- of NorG2
   21