Back

Index

MROD_X_In

LinkLogic

Documentation for architecture MROD_X_In/LinkLogic/a0

VHDL Contents

    1  -- EASE/HDL begin --------------------------------------------------------------
    2  -- 
    3  -- Architecture 'a0' of entity 'LinkLogic'.
    4  -- 
    5  --------------------------------------------------------------------------------
    6  -- 
    7  -- Copy of the interface declaration:
    8  -- 
    9  --   port(
   10  --     Bingo   : out    std_logic;
   11  --     CmpMsk  : in     std_logic;
   12  --     Valid_n : in     std_logic);
   13  -- 
   14  -- EASE/HDL end ----------------------------------------------------------------
   15  
   16  architecture a0 of LinkLogic is
   17  
   18  BEGIN
   19     Process (Valid_n, CmpMsk)
   20     Begin
   21        If Valid_n = '0' And CmpMsk = '1' Then
   22           Bingo <= '1';
   23        Else
   24           Bingo <= '0';
   25        End If;
   26     End Process;
   27  end architecture a0 ; -- of LinkLogic
   28