

# ADSP-2106x SHARC<sup>®</sup> DSP Microcomputer Family

# ADSP-21060/ADSP-21060L

#### SUMMARY

- High Performance Signal Processor for Communications, Graphics, and Imaging Applications
- Super Harvard Architecture
  - Four Independent Buses for Dual Data Fetch, Instruction Fetch, and Nonintrusive I/O
- 32-Bit IEEE Floating-Point Computation Units— Multiplier, ALU, and Shifter
- Dual-Ported On-Chip SRAM and Integrated I/O Peripherals—A Complete System-On-A-Chip Integrated Multiprocessing Features

#### **KEY FEATURES**

- 40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction Execution
- 120 MFLOPS Peak, 80 MFLOPS Sustained Performance
- Dual Data Address Generators with Modulo and Bit-Reverse Addressing

Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup

#### IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation


- 240-Lead Thermally Enhanced PQFP Package
- 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats or 32-Bit Fixed-Point Data Format

#### **Parallel Computations**

Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction Fetch Multiply with Add and Subtract for Accelerated FFT Butterfly Computation

#### 4 Mbit On-Chip SRAM

- Dual-Ported for Independent Access by Core Processor and DMA
- Off-Chip Memory Interfacing 4 Gigawords Addressable
- Programmable Wait State Generation, Page-Mode DRAM Support



#### Figure 1. Block Diagram

SHARC is a registered trademark of Analog Devices, Inc.

#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

#### DMA Controller

- 10 DMA Channels for Transfers Between ADSP-2106x Internal Memory and External Memory, External Peripherals, Host Processor, Serial Ports, or Link Ports
- Background DMA Transfers at 40 MHz, in Parallel with Full-Speed Processor Execution

Host Processor Interface to 16- and 32-Bit Microprocessors Host Can Directly Read/Write ADSP-2106x Internal Memory

#### Multiprocessing

Glueless Connection for Scalable DSP Multiprocessing Architecture
Distributed On-Chip Bus Arbitration for Parallel Bus
Connect of Up to Six ADSP-2106xs Plus Host
Six Link Ports for Point-to-Point Connectivity and Array Multiprocessing
240 Mbytes/s Transfer Rate Over Parallel Bus
240 Mbytes/s Transfer Rate Over Link Ports
Serial Ports
Two 40 Mbit/s Synchronous Serial Ports with
Companding Hardware

Independent Transmit and Receive Functions

#### TABLE OF CONTENTS

GENERAL DESCRIPTION	3
ADSP-21000 FAMILY CORE ARCHITECTURE	4
ADSP-21060/ADSP-21060L FEATURES	4
DEVELOPMENT TOOLS	7
PIN FUNCTION DESCRIPTIONS	8
TARGET BOARD CONNECTOR FOR EZ-ICE®	
PROBE	1
RECOMMENDED OPERATING CONDITIONS (5V) . 1	3
ELECTRICAL CHARACTERISTICS (5 V) 1	
POWER DISSIPATION ADSP-21060 (5 V) 1	4
RECOMMENDED OPERATING CONDITIONS (3.3 V) 1	
ELECTRICAL CHARACTERISTICS (3.3 V) 1	5
POWER DISSIPATION ADSP-21060L (3.3V) 1	6
ABSOLUTE MAXIMUM RATINGS 1	7
TIMING SPECIFICATIONS 1	7
Memory Read—Bus Master 2	
Memory Write—Bus Master	1
Synchronous Read/Write—Bus Master 2	2
Synchronous Read/Write—Bus Slave	4
Multiprocessor Bus Request and Host Bus Request 2	
Asynchronous Read/Write—Host to ADSP-2106x 2	7
Three-State Timing—Bus Master, Bus Slave,	
HBR, <u>SBTS</u> 2	9
DMA Handshake 3	0
Link Ports: 1 × CLK Speed Operation 3	2
Link Ports: 2 × CLK Speed Operation 3	3
Serial Ports 3	
JTAG Test Access Port and Emulation 3	
OUTPUT DRIVE CURRENTS 3	
POWER DISSIPATION	
TEST CONDITIONS 3	
ENVIRONMENTAL CONDITIONS 4	
240-LEAD METRIC PQFP PIN CONFIGURATIONS 4	3
PACKAGE DIMENSIONS 4	4
ORDERING GUIDE 4	4

#### FIGURES

Figure 7.	JTAG	Clocktree	for	Multiple	ADSP-2106x

Systems
Figure 8. Clock Input 18
Figure 9. Reset
Figure 10. Interrupts
Figure 11. Timer
Figure 12. Flags 19
Figure 13. Memory Read—Bus Master 20
Figure 14. Memory Write—Bus Master
Figure 15. Synchronous Read/Write—Bus Master 23
Figure 16. Synchronous Read/Write—Bus Slave 24
Figure 17. Multiprocessor Bus Request and Host Bus
Request
Figure 18a. Synchronous REDY Timing
Figure 18b. Asynchronous Read/Write—Host to
ADSP-2106x
Figure 19a. Three-State Timing (Bus Transition Cycle,
SBTS Assertion)
Figure 19b. Three-State Timing (Host Transition Cycle) 29
Figure 20. DMA Handshake Timing
Figure 21. Link Ports
Figure 22. Serial Ports
Figure 23. External Late Frame Sync
Figure 24. IEEE 11499.1 JTAG Test Access Port
Figure 25. Output Enable/Disable
Figure 26. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 27. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)
Figure 28. ADSP-2106x Typical Drive Currents
$(V_{DD} = 5 \text{ V})$
Figure 29. Typical Output Rise Time (10%–90% V <sub>DD</sub> )
vs. Load Capacitance ( $V_{DD} = 5 V$ )
Figure 30. Typical Output Rise Time (0.8 V–2.0 V)
vs. Load Capacitance ( $V_{DD} = 5 V$ )
Figure 31. Typical Output Delay or Hold vs. Load Capacitance
(at Maximum Case Temperature) $(V_{DD} = 5 V) \dots 41$
Figure 32. ADSP-2106x Typical Drive Currents
$(V_{DD} = 3.3 \text{ V})$
Figure 33. Typical Output Rise Time (10%–90% V <sub>DD</sub> )
vs. Load Capacitance $(V_{DD} = 3.3 \text{ V})$
Figure 34. Typical Output Rise Time (0.8 V–2.0 V) vs. Load
Capacitance ( $V_{DD} = 3.3 \text{ V}$ )
Figure 35. Typical Output Delay or Hold vs. Load Capacitance
(at Maximum Case Temperature) ( $V_{DD} = 3.3 \text{ V}$ )

EZ-ICE is a registered trademark of Analog Devices, Inc.



#### **GENERAL DESCRIPTION**

The ADSP-21060 SHARC—Super Harvard Architecture Computer—is a signal processing microcomputer that offers new capabilities and levels of performance. The ADSP-2106x SHARCs are 32-bit processors optimized for high performance DSP applications. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including a 4 Mbit SRAM memory host processor interface, DMA controller, serial ports, and link port and parallel bus connectivity for glueless DSP multiprocessing.

Figure 1 shows a block diagram of the ADSP-2106x, illustrating the following architectural features:

Computation Units (ALU, Multiplier and Shifter) with a Shared Data Register File Data Address Generators (DAG1, DAG2) Program Sequencer with Instruction Cache Interval Timer On-Chip SRAM External Port for Interfacing to Off-Chip Memory and Peripherals Host Port and Multiprocessor Interface DMA Controller Serial Ports and Link Ports JTAG Test Access Port

Figure 2 shows a typical single-processor system. A multiprocessing system is shown in Figure 3.

#### Table I. ADSP-21060/ADSP-21060L Benchmarks (@ 40 MHz)

1024-Pt. Complex FFT	0.46 ms	18,221 cycles	
(Radix 4, with Digit Reverse)			
FIR Filter (per Tap)	25 ns	1 cycle	
IIR Filter (per Biquad)	100 ns	4 cycles	
Divide (y/x)	150 ns	6 cycles	
Inverse Square Root $(1/\sqrt{x})$	225 ns	9 cycles	
DMA Transfer Rate	240 Mbytes/s		

#### ADSP-21000 FAMILY CORE ARCHITECTURE

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core. The ADSP-21060 is code- and function-compatible with the ADSP-21061 and ADSP-21062.

#### Independent, Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit singleprecision floating-point, extended precision 40-bit floatingpoint, and 32-bit fixed-point data formats.




Figure 2. ADSP-2106x System

#### Data Register File

A general purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

#### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-2106x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The ADSP-2106x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### Data Address Generators with Hardware Circular Buffers

The ADSP-2106x's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-2106x contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

#### **Flexible Instruction Set**

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-2106x can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### ADSP-21060/ADSP-21060L FEATURES

Augmenting the ADSP-21000 family core, the ADSP-21060 adds the following architectural features:

#### **Dual-Ported On-Chip Memory**

The ADSP-21060 contains four megabits of on-chip SRAM, organized as two blocks of 2 Mbits each, which can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

On the ADSP-21060, the memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 80K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to four megabits. All of the memory can be accessed as 16-bit, 32-bit, or 48-bit words.

A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floatingpoint formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-2106x's external port.

#### **Off-Chip Memory and Peripherals Interface**

The ADSP-2106x's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword offchip address space is included in the ADSP-2106x's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-2106x provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements.

#### Host Processor Interface

The ADSP-2106x's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-2106x's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-2106x's external bus with the host bus request (HBR), host bus grant (HBG), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-2106x, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

#### **DMA Controller**

The ADSP-2106x's on-chip DMA controller allows zerooverhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-2106x's internal memory and either external memory, external peripherals or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

#### Serial Ports

The ADSP-2106x features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional µ-law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

#### Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessing DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible *read-modify-write* sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240 Mbytes/s over the link ports or external port. *Broadcast writes* allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.

#### Link Ports

The ADSP-2106x features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer eight bits per cycle. Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240 Mbytes/s. Link port data is packed into 32- or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

#### **Program Booting**

The internal memory of the ADSP-2106x can be booted at system power-up from either an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the BMS (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit host processors can be used for booting.




Figure 3. Shared Memory Multiprocessing System




Figure 4. ADSP-21060/ADSP-21060L Memory Map

#### **DEVELOPMENT TOOLS**

The ADSP-21060 is supported with a complete set of software and hardware development tools, including an EZ-ICE In-Circuit Emulator, EZ-Kit, and development software. The SHARC EZ-Kit is a complete low cost package for DSP evaluation and prototyping. The EZ-Kit contains a PC plug-in card (EZ-LAB<sup>®</sup>) with an ADSP-21062 (5 V) processor. The EZ-Kit also includes an optimizing compiler, assembler, instruction level simulator, run-time libraries, diagnostic utilities and a complete set of example programs.

The same EZ-ICE hardware can be used for the ADSP-21061/ ADSP-21062, to fully emulate the ADSP-21060, with the exception of displaying and modifying the two new SPORTS registers. The emulator will not display these two registers, but your code can use them.

Analog Devices ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, Assembly Library/Librarian, Linker, instruction-level Simulator, an ANSI C optimizing Compiler, the CBug<sup>™</sup> C Source—Level Debugger and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selections, vector math operations, complex data types, circular pointers and variably dimensioned arrays.

CBUG and SHARCPAC are trademarks of Analog Devices, Inc. EZ-LAB is a registered trademark of Analog Devices, Inc.

The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The ADSP-21061 EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21061 processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware and Software Development Tools* data sheet (ADDS-210xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC<sup>™</sup> module specification. Third Party software tools include an Ada compiler, DSP libraries, operating systems and block diagram design tools.

#### ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-21060 architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC User's Manual, Second Edition.

#### PIN FUNCTION DESCRIPTIONS

ADSP-21060 pin definitions are listed below. All pins are identical on the ADSP-21060 and ADSP-21060L. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR<sub>31-0</sub>, DATA<sub>47-0</sub>, FLAG<sub>3-0</sub>,  $\overline{SW}$ , and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ , ACK, DTx,

DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

A = Asynchronous	G = Ground	I = Input				
O = Output	P = Power Supply	S = Synchronous				
(A/D) = Active Drive	(O/D) = Open Drain					
T = Three-State (when $\overline{\text{SBTS}}$ is asserted, or when the						
ADSP-2106x is a bus s	ADSP-2106x is a bus slave)					

Pin	Туре	Function
ADDR <sub>31-0</sub>	I/O/T	<b>External Bus Address</b> . The ADSP-2106x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-2106x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA <sub>47-0</sub>	I/O/T	<b>External Bus Data</b> . The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47–16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47–8 of the bus. 16-bit short word data is transferred over bits 31–16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23–16. Pull-up resistors on unused DATA pins are not necessary.
<u>MS</u> <sub>3-0</sub>	O/T	<b>Memory Select Lines</b> . These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-2106x's system control register (SYSCON). The $\overline{MS}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{MS}_{3-0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. $\overline{MS}_0$ can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the $\overline{MS}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe</b> . This pin is asserted (low) when the ADSP-2106x reads from external memory devices or from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert $\overline{\text{RD}}$ to read from the ADSP-2106x's internal memory. In a multiprocessing system $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-2106xs.
WR	I/O/T	<b>Memory Write Strobe</b> . This pin is asserted (low) when the ADSP-2106x writes to external memory devices or to the internal memory of other ADSP-2106xs. External devices must assert $\overline{WR}$ to write to the ADSP-2106x's internal memory. In a multiprocessing system $\overline{WR}$ is output by the bus master and is input by all other ADSP-2106xs.
PAGE	O/T	<b>DRAM Page Boundary</b> . The ADSP-2106x asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-2106x's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system PAGE is output by the bus master.
ADRCLK	O/T	Clock Output Reference. In a multiprocessing system ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select</b> . This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-2106xs). The ADSP-2106x asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-2106x(s).
ACK	I/O/S	<b>Memory Acknowledge</b> . External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-2106x deasserts ACK as an output to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.

Pin	Туре	Function
SBTS	I/S	<b>Suspend Bus Three-State</b> . External devices can assert SBTS (low) to place the external bus address, data, selects and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller.
$\overline{IRQ}_{2-0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG <sub>3-0</sub>	I/O/A	Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
TIMEXP	0	<b>Timer Expired</b> . Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	<b>Host Bus Request.</b> Must be asserted by a host processor to request control of the ADSP-2106x's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the ADSP-2106x places the address, data, select and strobe lines in a high impedance state. $\overline{\text{HBR}}$ has priority over all ADSP-2106x bus requests ( $\overline{\text{BR}}_{6-1}$ ) in a multiprocessing system.
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a multiprocessing system, HBG is output by the ADSP-2106x bus master and is monitored by all others.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-2106x.
REDY (O/D)	0	<b>Host Bus Acknowledge</b> . The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
DMAR1	I/A	DMA Request 1 (DMA Channel 7).
DMAR2	I/A	DMA Request 2 (DMA Channel 8).
DMAG1	O/T	DMA Grant 1 (DMA Channel 7).
DMAG2	O/T	DMA Grant 2 (DMA Channel 8).
BR <sub>6-1</sub>	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-2106xs to arbitrate for bus master- ship. An ADSP-2106x only drives its own $\overline{BRx}$ line (corresponding to the value of its $ID_{2-0}$ inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused $\overline{BRx}$ pins should be pulled high; the processor's own $\overline{BRx}$ line must not be pulled high or low because it is an output.
ID <sub>2-0</sub>	Ι	<b>Multiprocessing ID</b> . Determines which multiprocessing bus request $(\overline{BR1} - \overline{BR6})$ is used by ADSP-2106x. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc. ID = 000 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPA (O/D)	I/O	<b>Core Priority Access.</b> Asserting its $\overline{\text{CPA}}$ pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{\text{CPA}}$ is an open drain output that is connected to all ADSP-2106xs in the system. The $\overline{\text{CPA}}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{\text{CPA}}$ pin should be left unconnected.
DTx	0	<b>Data Transmit</b> (Serial Ports 0, 1). Each DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRx	Ι	<b>Data Receive</b> (Serial Ports 0, 1). Each DR pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.

Pin	Туре	Function				
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).				
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).				
LxDTA <sub>3-0</sub>	I/O	<b>Link Port Data</b> (Link Ports 0–5). Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.				
LxCLK	I/O	<b>Link Port Clock</b> (Link Ports 0–5). Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.				
LxACK	I/O	<b>Link Port Acknowledge</b> (Link Ports 0–5). Each LxACK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.				
EBOOT	Ι	<b>EPROM Boot Select</b> . When EBOOT is high, the ADSP-2106x is configured for booting from an 8- bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See table below. This signal is a system configuration selection that should be hardwired.				
LBOOT	Ι	<b>Link Boot</b> . When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See table below. This signal is a system configuration selection that should be hardwired.				
BMS	I/O/T*	<b>Boot Memory Select</b> . <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired.				
		*Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).				
		EBOOT LBOOT BMS Booting Mode				
		10OutputEPROM (Connect BMS to EPROM chip select.)001 (Input)Host Processor011 (Input)Link Port000 (Input)No Booting. Processor executes from external memory.010 (Input)Reserved11x (Input)Reserved				
CLKIN	Ι	<b>Clock In</b> . External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.				
RESET	I/A	<b>Processor Reset</b> . Resets the ADSP-2106x to a known state and begins execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.				
ТСК	I	<b>Test Clock (JTAG)</b> . Provides an asynchronous clock for JTAG boundary scan.				
TMS	I/S	<b>Test Mode Select (JTAG)</b> . Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.				
TDI	I/S	<b>Test Data Input (JTAG)</b> . Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.				
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.				
TRST	I/A	<b>Test Reset (JTAG)</b> . Resets the test state machine. TRST must be asserted (pulsed low) after power- up or held low for proper operation of the ADSP-2106x. TRST has a 20 k $\Omega$ internal pull-up resistor.				
$\overline{EMU}(O/D)$	0	<b>Emulation Status</b> . Must be connected to the ADSP-2106x EZ-ICE target board connector <i>only</i> .				
ICSA	0	Reserved, leave unconnected.				
VDD	Р	Power Supply; nominally +5.0 V dc for 5 V devices or +3.3 V dc for 3.3 V devices. (30 pins).				
GND	G	Power Supply Return. (30 pins).				
NC		Do Not Connect. Reserved pins which must be left open and unconnected.				

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a  $2 \text{ row} \times 7 \text{ pin strip header}$ ) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector For ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location — Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

The BTMS, BTCK, BTRST and BTDI signals are provided so the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins. If the test access port will not be used for board testing, tie BTRST to GND and tie or pull BTCK up to VDD. The TRST pin must be asserted after power-up (through BTRST on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 22 $\Omega$ Resistor (16 mA Driver)
TCK	Driven at 10 MHz through 22 $\Omega$ Resistor (16 mA
	Driver)
TRST*	Active Low Driven through $22 \Omega$ Resistor (16 mA
	Driver) (Pulled Up by On-Chip 20 k $\Omega$ Resistor)
TDI	Driven by 22 $\Omega$ Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 kQ Pull-Up Resistor, One TTL Load
	(Open-Drain Output from the DSP)

\*TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, TRST is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping and single-stepping multiple ADSP-21061 in a *synchronous* manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-21061/ADSP-21061L processors and the CLKIN pin on the EZ-ICE header *must be minimal*. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-21061 (more than eight) in your system, then treat them as a clock tree using multiple drivers to minimize skew. (See Figure 7, JTAG Clock Tree, and Clock Distribution in the High Frequency Design Considerations section of the *ADSP-2106x User's Manual, Second Edition.*)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the ADSP-2100 Family JTAG EZ-ICE User's Guide and Reference.




Figure 7. JTAG Clocktree for Multiple ADSP-2106x Systems

# **ADSP-21060–SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS (5 V)**

			KO		
Parameter	r	Test Conditions	Min	Max	Units
V <sub>DD</sub>	Supply Voltage		4.75	5.25	V
T <sub>CASE</sub>	Case Operating Temperature		0	+85	°C
V <sub>IH1</sub>	High Level Input Voltage <sup>1</sup>	@ V <sub>DD</sub> = max	2.0	$V_{DD} + 0.5$	V
V <sub>IH2</sub>	High Level Input Voltage <sup>2</sup>	(a) $V_{DD}$ = max	2.2	$V_{DD} + 0.5$	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1, 2</sup>	@ V <sub>DD</sub> = min	-0.5	0.8	V

NOTES

Applies to input and bidirectional pins: DATA 47-0, ADDR 31-0, RD, WR, SW, ACK, SBTS, IRQ 2-0, FLAG 3-0, HBG, CS, DMAR1, DMAR2, BR 6-1, ID 2-0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT 3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1. <sup>2</sup>Applies to input pins: CLKIN, RESET, TRST.

### **ELECTRICAL CHARACTERISTICS (5 V)**

Paramet	er	Test Conditions	Min	Max	Units
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	(a) $V_{DD} = min$ , $I_{OH} = -2.0 mA^2$	4.1		V
V <sub>OL</sub>	Low Level Output Voltage <sup>1</sup>	@ $V_{DD}$ = min, $I_{OL}$ = 4.0 mA <sup>2</sup>		0.4	V
I <sub>IH</sub>	High Level Input Current <sup>3, 4</sup>	(a) $V_{DD}$ = max, $V_{IN}$ = $V_{DD}$ max		10	μA
I <sub>IL</sub>	Low Level Input Current <sup>3</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>ILP</sub>	Low Level Input Current <sup>4</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	μA
I <sub>OZH</sub>	Three-State Leakage Current <sup>5, 6, 7, 8</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		10	μA
I <sub>OZL</sub>	Three-State Leakage Current <sup>5, 9</sup>	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>OZHP</sub>	Three-State Leakage Current <sup>9</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		350	μA
I <sub>OZLC</sub>	Three-State Leakage Current <sup>7</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		1.5	mA
I <sub>OZLA</sub>	Three-State Leakage Current <sup>10</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 1.5 V		350	μA
I <sub>OZLAR</sub>	Three-State Leakage Current <sup>8</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		4.2	mA
I <sub>OZLS</sub>	Three-State Leakage Current <sup>6</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	mA
C <sub>IN</sub>	Input Capacitance <sup>11, 12</sup>	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

NOTES

<sup>1</sup>Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{\text{MS}}_{3-0}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , PAGE, ADRCLK,  $\overline{\text{SW}}$ , ACK, FLAG<sub>3-0</sub>, TIMEXP,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG1}}$ ,  $\overline{\text{DMAG2}}$ ,  $\overline{\text{BR}}_{6-1}$ ,  $\overline{\text{CPA}}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK,  $\overline{\text{BMS}}$ , TD0,  $\overline{\text{EMU}}$ , ICSA. <sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.
<sup>3</sup>Applies to input pins: ACK <u>SBTS</u>, <u>IRQ<sub>20</sub></u>, <u>HBR</u>, <u>CS</u>, <u>DMARI</u>, <u>DMAR2</u>, ID<sub>20</sub>, RPBA, EBOOT, LBOOT, CLKIN, <u>RESET</u>, TCK.
<sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, <u>TRST</u>, <u>TMS</u>, TDI.

<sup>5</sup>Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>, REDY,  $\overline{HBG}$ ,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR}_{6-1}$ ,  $TFS_X$ ,  $RFS_X$ , TDO, EMU. (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when  $ID_{2-0} = 001$  and another ADSP-21062 is not requesting bus mastership.)

<sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>7</sup>Applies to CPA pin.

<sup>8</sup>Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21060L is not requesting bus mastership).

<sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>11</sup>Applies to all signal pins.

<sup>12</sup>Guaranteed but not tested.

Specifications subject to change without notice.

#### POWER DISSIPATION ADSP-21060 (5 V)

These specifications apply to the internal power portion of  $V_{DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the following operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $PEAK \times I_{DDINPEAK} + PHIGH \times I_{DDINHIGH} + PLOW \times I_{DDINLOW} + PHIDLE \times I_{DDIDLE} = power consumption$ 

Parameter		Test Conditions	Max	Units
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{CK}$ = 30 ns, $V_{DD}$ = max, $t_{CK}$ = 25 ns, $V_{DD}$ = max,	745 850	mA mA
I <sub>DDINHIGH</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK}$ = 30 ns, $V_{DD}$ = max, $t_{CK}$ = 25 ns, $V_{DD}$ = max,	575 670	mA mA
I <sub>DDINLOW</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK}$ = 30 ns, $V_{DD}$ = max, $t_{CK}$ = 25 ns, $V_{DD}$ = max,	340 390	mA mA
I <sub>DDIDLE</sub>	Supply Current (Idle) <sup>3</sup>	V <sub>DD</sub> = max	200	mA

NOTES

<sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>3</sup>Idle denotes ADSP-21060L state during execution of IDLE instruction.

# ADSP-21060L—SPECIFICATIONS **RECOMMENDED OPERATING CONDITIONS (3.3 V)**

			KO	Grade	
Parameter		Test Conditions	Min	Max	Units
V <sub>DD</sub>	Supply Voltage		3.15	3.45	V
T <sub>CASE</sub>	Case Operating Temperature		0	+85	°C
$V_{IH1}$	High Level Input Voltage <sup>1</sup>	@ V <sub>DD</sub> = max	2.0	$V_{DD}$ + 0.5	V
$V_{\rm IH2}$	High Level Input Voltage <sup>2</sup>	@ V <sub>DD</sub> = max	2.2	$V_{DD} + 0.5$	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1, 2</sup>	(a) $V_{DD} = min$	-0.5	0.8	V

NOTES

Applies to input and bidirectional pins: DATA 47-0, ADDR 31-0, RD, WR, SW, ACK, SBTS, IRQ 2-0, FLAG 3-0, HBG, CS, DMARI, DMAR2, BR 6-1, ID 2-0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT 1.0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>2</sup>Applies to input pins: CLKIN,  $\overline{\text{RESET}}$ ,  $\overline{\text{TRST}}$ .

### **ELECTRICAL CHARACTERISTICS (3.3 V)**

Paramet	er	Test Conditions	Min	Max	Units
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	$@V_{DD} = min, I_{OH} = -2.0 mA^2$	2.4		V
V <sub>OL</sub>	Low Level Output Voltage <sup>1</sup>	$@V_{DD} = min, I_{OL} = 4.0 mA^2$		0.4	V
I <sub>IH</sub>	High Level Input Current <sup>3, 4</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		10	μΑ
I <sub>IL</sub>	Low Level Input Current <sup>3</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10	μΑ
I <sub>ILP</sub>	Low Level Input Current <sup>4</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	μΑ
I <sub>OZH</sub>	Three-State Leakage Current <sup>5, 6, 7, 8</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		10	μΑ
I <sub>OZL</sub>	Three-State Leakage Current <sup>5, 9</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10	μΑ
I <sub>OZHP</sub>	Three-State Leakage Current <sup>9</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		350	μΑ
I <sub>OZLC</sub>	Three-State Leakage Current <sup>7</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		1.5	mA
I <sub>OZLA</sub>	Three-State Leakage Current <sup>10</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 2 V		350	μΑ
I <sub>OZLAR</sub>	Three-State Leakage Current <sup>8</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		4.2	mA
I <sub>OZLS</sub>	Three-State Leakage Current <sup>6</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	mA
C <sub>IN</sub>	Input Capacitance <sup>11, 12</sup>	$f_{IN} = 1$ MHz, $T_{CASE} = 25^{\circ}$ C, $V_{IN} = 2.5$ V		4.7	pF

NOTES

Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, TIMEXP, HBG, REDY, DMAG1, DMAG2, BR<sub>6-1</sub>, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, BMS, TD0, EMU, ICSA.

 <sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.
<sup>3</sup>Applies to input pins: ACK SBTS, IRQ<sub>2-0</sub>, HBR, CS, DMARI, DMAR2, ID<sub>2-0</sub>, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.
<sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.
<sup>5</sup>Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, REDY, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, REDY, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, REDY, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, REDY, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, MAGE, MR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, MAGE, MR, PAGE, ADRCLK, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, MAGE, MR, PAGE, ADRCLK, PAGE, ADRCL TFS<sub>X</sub>, RFS<sub>X</sub>, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21062 is not requesting bus mastership.)

<sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>7</sup>Applies to CPA pin.

<sup>8</sup>Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21060L is not requesting bus mastership).

<sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>11</sup>Applies to all signal pins.

<sup>12</sup>Guaranteed but not tested.

Specifications subject to change without notice.

#### POWER DISSIPATION ADSP-21060L (3.3 V)

These specifications apply to the internal power portion of  $V_{DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the following operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )     High Activity (I <sub>DDINHI</sub> )		Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $PEAK \times I_{DDINPEAK} + PHIGH \times I_{DDINHIGH} + PLOW \times I_{DDINLOW} + PHIDLE \times I_{DDIDLE} = power consumption$ 

Parameter		Test Conditions	Max	Units
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{CK}$ = 30 ns, $V_{DD}$ = max, $t_{CK}$ = 25 ns, $V_{DD}$ = max,	540 600	mA mA
I <sub>DDINHIGH</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \max,$ $t_{CK} = 25 \text{ ns}, V_{DD} = \max,$	425 475	mA mA
I <sub>DDINLOW</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \max,$ $t_{CK} = 25 \text{ ns}, V_{DD} = \max,$	250 275	mA mA
I <sub>DDIDLE</sub>	Supply Current (Idle) <sup>3</sup>	V <sub>DD</sub> = max	180	mA

NOTES

<sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $^{2}I_{DDINHIGH}$  is a composite average based on a range of high activity code.  $I_{DDINLOW}$  is a composite average based on a range of low activity code.

<sup>3</sup>Idle denotes ADSP-21060L state during execution of IDLE instruction.

#### ABSOLUTE MAXIMUM RATINGS (5 V)\*

\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ABSOLUTE MAXIMUM RATINGS (3.3 V)\*

Supply Voltage
Input Voltage $\dots \dots \dots$
Output Voltage Swing $\dots \dots \dots$
Load Capacitance 200 pF
Junction Temperature Under Bias 130°C
Storage Temperature Range
Lead Temperature (5 seconds) +280°C

\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY

The ADSP-2106x processors are ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

The ADSP-2106x processors include proprietary ESD protection circuitry to dissipate high energy discharges. Per method 3015 of MIL-STD-883, the ADSP-2106x processors have been classified as a Class 2 device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.



### TIMING SPECIFICATIONS

Two speed grades of the ADSP-21060 are offered, 40 MHz and 33.3 MHz. The specifications shown are based on a CLKIN frequency of 40 MHz ( $t_{CK}$  = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min–max range of the  $t_{CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

#### $DT = t_{CK} - 25 ns$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times. See Figure 28 under Test Conditions for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain (A/D) = Active Drive

			ADSP-	21060			ADSP-2	21060L			
		40 M	IHz	33 N	ИНz	40 M	Hz	33 M	Hz		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units	
<b>Clock Input</b>											
Timing Requirem	ents:										
t <sub>CK</sub>	CLKIN Period	25	100	30	100	25	100	30	100	ns	
t <sub>CKL</sub>	CLKIN Width Low	7		7		8.75		8.75		ns	
t <sub>CKH</sub>	CLKIN Width High	5		5		5		5		ns	
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3		3		3		3	ns	




Figure 8. Clock Input

Parameter		ADSP-	21060	ADSP-	-21060L	
		Min	Max	Min	Max	Units
Reset						
Timing Requ						
t <sub>WRST</sub>	RESET Pulsewidth Low <sup>1</sup>	4t <sub>CK</sub>		4t <sub>CK</sub>		ns
t <sub>SRST</sub>	RESET Setup before CLKIN High <sup>2</sup>	14 + DT/2	t <sub>CK</sub>	14 + DT/2	t <sub>CK</sub>	ns

NOTES

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable  $V_{DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 9. Reset

		ADSP-2	1060	ADSP-21060L			
Parameter		Min	Max	Min	Max	Units	
Interrupts							
Timing Requi	rements:						
t <sub>SIR</sub>	IRQ2-0 Setup before CLKIN High <sup>1</sup>	18 + 3DT/4		18 + 3DT/4		ns	
t <sub>HIR</sub>	IRQ2-0 Hold before CLKIN High <sup>1</sup>		12 + 3DT/4		12 + 3DT/4	ns	
t <sub>IPW</sub>	$\overline{IRQ2-0}$ Pulsewidth <sup>2</sup>	2 + t <sub>CK</sub>		2 + t <sub>CK</sub>		ns	

NOTES

 $^1 \text{Only}$  required for  $\overline{\text{IRQx}}$  recognition in the following cycle.

<sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.




Figure 10. Interrupts

		ADS	ADSP-21060		ADSP-21060L	
Paramete	er	Min	Max	Min	Max	Units
Timer						
Switching (	Characteristic:					
t <sub>DTEX</sub>	CLKIN High to TIMEXP		15		15	ns
			\			-

Figure 11. Timer

		ADSP-21	060	ADSP-21060L			
Parameter		Min	Max	Min	Max	Units	
Flags							
Timing Requ	virements:						
t <sub>SFI</sub>	FLAG3-0 <sub>IN</sub> Setup before CLKIN High <sup>1</sup>	8 + 5DT/16		8 + 5DT/16		ns	
t <sub>HFI</sub>	FLAG3-0 <sub>IN</sub> Hold after CLKIN High <sup>1</sup>	0 – 5DT/16		0 – 5DT/16		ns	
t <sub>DWRFI</sub>	FLAG3-0 <sub>IN</sub> Delay after $\overline{\text{RD}}/\overline{\text{WR}}$ Low <sup>1</sup>		5 + 7DT/16		5 + 7DT/16	ns	
t <sub>HFIWR</sub>	$FLAG3-0_{IN}$ Hold after $\overline{RD}/\overline{WR}$ Deasserted <sup>1</sup>	0		0		ns	
Switching Ci	haracteristics:						
t <sub>DFO</sub>	FLAG3-0 <sub>OUT</sub> Delay after CLKIN High		16		16	ns	
t <sub>HFO</sub>	FLAG3-0 <sub>OUT</sub> Hold after CLKIN High	4		4		ns	
t <sub>DFOE</sub>	CLKIN High to FLAG3-0 <sub>OUT</sub> Enable	3		3		ns	
t <sub>DFOD</sub>	CLKIN High to FLAG3-0 <sub>OUT</sub> Disable		14		14	ns	

NOTE <sup>1</sup>Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.




Figure 12. Flags

#### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write – Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		ADSP-210	060	ADSP-2106	50L	
Parame	eter	Min	Max	Min	Max	Units
Timing 1	Requirements:					
t <sub>DAD</sub>	Address, Selects Delay to Data Valid <sup>1, 2</sup>		18 + DT + W		18 + DT + W	ns
t <sub>DRLD</sub>	$\overline{\text{RD}}$ Low to Data Valid <sup>1</sup>		12 + 5DT/8 + W		12 + 5DT/8 + W	ns
t <sub>HDA</sub>	Data Hold from Address, Selects <sup>3</sup>	0.5		0.5		ns
t <sub>HDRH</sub>	Data Hold from $\overline{\text{RD}}$ High <sup>3</sup>	2.0		2.0		ns
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>2, 4</sup>		14 + 7DT/8 + W		14 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{\text{RD}}$ Low <sup>4</sup>		8 + DT/2 + W		8 + DT/2 + W	ns
Switchin	g Characteristics:					
t <sub>DRHA</sub>	Address, Selects Hold after RD High	0 + H		0 + H		ns
t <sub>DARL</sub>	Address, Selects to $\overline{\text{RD}}$ Low <sup>2</sup>	2 + 3DT/8		2 + 3DT/8		ns
t <sub>RW</sub>	RD Pulsewidth	12.5 + 5DT/8 + W		12.5 + 5DT/8 + W		ns
t <sub>RWR</sub>	$\overline{\text{RD}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAG}}$ x Low	8 + 3DT/8 + HI		8 + 3DT/8 + HI		ns
t <sub>SADADC</sub>						
	ADRCLK High <sup>2</sup>	0 + DT/4		0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times\,t_{CK.}$ 

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

#### NOTES

<sup>1</sup>Data Delay/Setup: User must meet  $t_{DAD}$  or  $t_{DRLD}$  or synchronous spec  $t_{SSDATI}$ .

<sup>2</sup>The falling edge of  $\overline{\text{MSx}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{BMS}}$  is referenced.

<sup>3</sup>Data Hold: User must meet  $t_{HDA}$  or  $t_{HDRH}$  or synchronous spec  $t_{HSDATI}$ . See *System Hold Time Calculation* under Test Conditions for the calculation of hold times given capacitive and dc loads.

 $^{4}$ ACK Delay/Setup: User must meet  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).




Figure 13. Memory Read—Bus Master

#### Memory Write-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write–Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		ADSP-210	)60	ADSP-2106	50L	
Parame	eter	Min	Max	Min	Max	Units
Timing I	Requirements:					
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>1, 2</sup>		14 + 7DT/8 + W		14 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{WR}$ Low <sup>1</sup>		8 + DT/2 + W		8 + DT/2 + W	ns
Switchin	g Characteristics:					
t <sub>DAWH</sub>	Address, Selects to $\overline{WR}$ Deasserted <sup>2</sup>	17 + 15DT/16 + W		17 + 15DT/16 + W	7	ns
t <sub>DAWL</sub>	Address, Selects to $\overline{WR}$ Low <sup>2</sup>	3 + 3DT/8		3 + 3DT/8		ns
t <sub>WW</sub>	WR Pulsewidth	12 + 9DT/16 + W		12 + 9DT/16 + W		ns
t <sub>DDWH</sub>	Data Setup before WR High	7 + DT/2 + W		7 + DT/2 + W		ns
t <sub>DWHA</sub>	Address Hold after WR Deasserted	0.5 + DT/16 + H		0.5 + DT/16 + H		ns
t <sub>DATRWH</sub>	Data Disable after $\overline{WR}$ Deasserted <sup>3</sup>	1 + DT/16 + H	6 + DT/16 + H	1 + DT/16 + H	6 + DT/16 + H	ns
t <sub>WWR</sub>	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{WR}}$ , $\overline{\mathrm{RD}}$ , $\overline{\mathrm{DMAG}}$ x Low	8 + 7DT/16 + H		8 + 7DT/16 + H		ns
t <sub>DDWR</sub>	Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	5 + 3DT/8 + I		5 + 3DT/8 + I		ns
t <sub>WDE</sub>	WR Low to Data Enabled	-1 + DT/16		-1 + DT/16		ns
t <sub>SADADC</sub>	Address, Selects to ADRCLK High <sup>2</sup>	0 + DT/4		0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

NOTES

<sup>1</sup>ACK Delay/Setup: User must meet  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

<sup>2</sup>The falling edge of  $\overline{\text{MS}}x$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{BMS}}$  is referenced.

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 14. Memory Write—Bus Master

#### Synchronous Read/Write-Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master). When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

		ADSP-	21060	ADSP-2	1060L	
Parame	eter	Min	Max	Min	Max	Units
Timing 1	Requirements:					
t <sub>SSDATI</sub>	Data Setup before CLKIN	3 + DT/8		3 + DT/8		ns
t <sub>HSDATI</sub>	Data Hold after CLKIN	3.5 – DT/8		3.5 - DT/8		ns
t <sub>DAAK</sub>	ACK Delay after Address, $\overline{\text{MS}}$ x,					
	$\overline{\text{SW}}, \overline{\text{BMS}}^{1, 2}$		14 + 7 DT/8 + W		14 + 7 DT/8 + W	ns
t <sub>SACKC</sub>	ACK Setup before CLKIN <sup>2</sup>	6.5 + DT/4		6.5 + DT/4		ns
t <sub>HACK</sub>	ACK Hold after CLKIN	-1 - DT/4		-1 - DT/4		ns
Switchin	g Characteristics:					
t <sub>DADRO</sub>	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$ , $\overline{\text{SW}}$ Delay					
	after CLKIN <sup>1</sup>		7 - DT/8		7 - DT/8	ns
t <sub>HADRO</sub>	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$ , $\overline{\text{SW}}$ Hold					
	after CLKIN	-1 - DT/8		-1 - DT/8		ns
t <sub>DPGC</sub>	PAGE Delay after CLKIN	9 + DT/8	16 + DT/8	9 + DT/8	16 + DT/8	ns
t <sub>DRDO</sub>	RD High Delay after CLKIN	-2 - DT/8	4 - DT/8	-2 - DT/8	4 - DT/8	ns
t <sub>DWRO</sub>	WR High Delay after CLKIN	-3 - 3DT/16	4 - 3DT/16	-3 - 3DT/16	4 - 3DT/16	ns
t <sub>DRWL</sub>	RD/WR Low Delay after CLKIN	8 + DT/4	12.5 + DT/4	8 + DT/4	12.5 + DT/4	ns
t <sub>SDDATO</sub>	Data Delay after CLKIN		19 + 5DT/16		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable after CLKIN <sup>3</sup>	0 - DT/8	7 - DT/8	0 - DT/8	7 - DT/8	ns
t <sub>DADCCK</sub>	ADRCLK Delay after CLKIN	4 + DT/8	10 + DT/8	4 + DT/8	10 + DT/8	ns
t <sub>ADRCK</sub>	ADRCLK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns

W = (number of Wait states specified in WAIT register)  $\times t_{CK}$ .

NOTES

<sup>1</sup>The falling edge of  $\overline{MS}x$ ,  $\overline{SW}$ ,  $\overline{BMS}$  is referenced.

<sup>2</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 15. Synchronous Read/Write—Bus Master

#### Synchronous Read/Write-Bus Slave

Use these specifications for ADSP-2106x bus master accesses of a slave's IOP registers or internal memory (in multiprocessor

memory space). The bus master must meet these (bus slave) timing requirements.

	ADSP-21	060	ADSP-2106	0L	
Parameter	Min	Max	Min	Max	Units
Timing Requirements:					
t <sub>SADRI</sub> Address, SW Setup before CLKIN	15 + DT/2		15 + DT/2		ns
t <sub>HADRI</sub> Address, SW Hold before CLKIN		5 + DT/2		5 + DT/2	ns
$t_{SRWLI}$ RD/WR Low Setup before CLKIN <sup>1</sup>	9.5 + 5DT/16		9.5 + 5DT/16		ns
$t_{HRWLI}$ $\overline{RD}/\overline{WR}$ Low Hold after CLKIN	-4 - 5DT/16	8 + 7DT/16	-4 - 5DT/16	8 + 7DT/16	ns
t <sub>RWHPI</sub> RD/WR Pulse High	3		3		ns
$t_{SDATWH}$ Data Setup before $\overline{WR}$ High	5		5		ns
$t_{HDATWH}$ Data Hold after $\overline{WR}$ High	1		1		ns
Switching Characteristics:					
t <sub>SDDATO</sub> Data Delay after CLKIN		19 + 5DT/16		19 + 5DT/16	ns
t <sub>DATTR</sub> Data Disable after CLKIN <sup>2</sup>	0 - DT/8	7 - DT/8	0 - DT/8	7 - DT/8	ns
$t_{DACKAD}$ ACK Delay after Address, $\overline{SW}^3$		9		9	ns
t <sub>ACKTR</sub> ACK Disable after CLKIN <sup>3</sup>	-1 - DT/8	6 - DT/8	-1 - DT/8	6 - DT/8	ns

#### NOTES

 $^{1}t_{SRWLI}$  (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>SRWLI</sub> (min) = 4 + DT/8.

<sup>2</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

 ${}^{3}t_{DACKAD}$  is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and  $\overline{SW}$  inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t<sub>ACKTR</sub>.




Figure 16. Synchronous Read/Write—Bus Slave

#### **Multiprocessor Bus Request and Host Bus Request**

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs ( $\overline{BRx}$ ) or a host processor ( $\overline{HBR}$ ,  $\overline{HBG}$ ).

	ADSP-210	60	ADSP-210	60L	
Parameter	Min	Max	Min	Max	Units
Timing Requirements:					
$t_{HBGRCSV}$ HBG Low to RD/WR/CS Valid <sup>1</sup>		20+ 5DT/4		20+ 5DT/4	ns
t <sub>SHBRI</sub> HBR Setup before CLKIN <sup>2</sup>	20 + 3DT/4		20 + 3DT/4		ns
t <sub>HHBRI</sub> HBR Hold before CLKIN <sup>2</sup>		14 + 3DT/4		14 + 3DT/4	ns
t <sub>SHBGI</sub> HBG Setup before CLKIN	13 + DT/2		13 + DT/2		ns
t <sub>HHBGI</sub> HBG Hold before CLKIN High		6 + DT/2		6 + DT/2	ns
$t_{SBRI}$ BRx, CPA Setup before CLKIN <sup>3</sup>	13 + DT/2		13 + DT/2		ns
$t_{HBRI}$ BRx, CPA Hold before CLKIN High		6 + DT/2		6 + DT/2	ns
t <sub>SRPBAI</sub> RPBA Setup before CLKIN	21 + 3DT/4		21 + 3DT/4		ns
t <sub>HRPBAI</sub> RPBA Hold before CLKIN		12 + 3DT/4		12 + 3DT/4	ns
Switching Characteristics:					
t <sub>DHBGO</sub> HBG Delay after CLKIN		7 - DT/8		7 - DT/8	ns
t <sub>HHBGO</sub> HBG Hold after CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>DBRO</sub> BRx Delay after CLKIN		7 - DT/8		7 - DT/8	ns
t <sub>HBRO</sub> BRx Hold after CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>DCPAO</sub> CPA Low Delay after CLKIN		8 - DT/8		8 - DT/8	ns
t <sub>TRCPA</sub> CPA Disable after CLKIN	-2 - DT/8	4.5 - DT/8	-2 - DT/8	4.5 - DT/8	ns
$t_{DRDYCS}$ REDY (O/D) or (A/D) Low from $\overline{CS}$					
and $\overline{\text{HBR}}$ Low <sup>4</sup>		8.5		9.25	ns
t <sub>TRDYHG</sub> REDY (O/D) Disable or REDY (A/D)					
High from $\overline{\text{HBG}}^4$	44 + 23DT/16		44 + 23DT/16		ns
$t_{ARDYTR}$ REDY (A/D) Disable from $\overline{CS}$ or					
$\overline{\mathrm{HBR}}\ \mathrm{High}^4$		10		10	ns

NOTES

<sup>1</sup>For first asynchronous access after  $\overline{\text{HBR}}$  and  $\overline{\text{CS}}$  asserted, ADDR<sub>31.0</sub> must be a non-MMS value 1/2 t<sub>CK</sub> before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{\text{HBG}}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HBG}}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the *ADSP-2106x SHARC User's Manual, Second Edition*.

<sup>2</sup>Only required for recognition in the current cycle.

<sup>3</sup>CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $^{4}(O/D)$  = open drain, (A/D) = active drive.




Figure 17. Multiprocessor Bus Request and Host Bus Request

#### Asynchronous Read/Write—Host to ADSP-2106x

Use these specifications for asynchronous host processor accesses of an ADSP-2106x, after the host has asserted  $\overline{\text{CS}}$  and  $\overline{\text{HBR}}$  (low). After  $\overline{\text{HBG}}$  is returned by the ADSP-2106x, the host can

drive the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  pins to access the ADSP-2106x's internal memory or IOP registers.  $\overline{\text{HBR}}$  and  $\overline{\text{HBG}}$  are assumed low for this timing.

		AD	SP-21060	ADS	P-21060L	
Parameter	•	Min	Max	Min	Max	Units
Read Cycl	e					
Timing Req						
t <sub>SADRDL</sub>	Address Setup/ $\overline{\text{CS}}$ Low before $\overline{\text{RD}}$ Low <sup>1</sup>	0		0		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{\text{CS}}$ Hold Low after $\overline{\text{RD}}$	0		0		ns
t <sub>WRWH</sub>	RD/WR High Width	6		6		ns
t <sub>DRDHRDY</sub>	RD High Delay after REDY (O/D) Disable	0		0		ns
t <sub>DRDHRDY</sub>	RD High Delay after REDY (A/D) Disable	0		0		ns
Switching C	Tharacteristics:					
t <sub>SDATRDY</sub>	Data Valid before REDY Disable from Low	2		2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay after $\overline{RD}$ Low		10		10.5	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth					
	for Read	45 + 21E	<b>DT</b> /16	45 + 21D	Γ/16	ns
t <sub>HDARWH</sub>	Data Disable after $\overline{\text{RD}}$ High	2	8	2	8.5	ns
Write Cyc	le					
Timing Req	uirements:					
t <sub>SCSWRL</sub>	$\overline{\text{CS}}$ Low Setup before $\overline{\text{WR}}$ Low	0		0		ns
t <sub>HCSWRH</sub>	$\overline{\text{CS}}$ Low Hold after $\overline{\text{WR}}$ High	0		0		ns
t <sub>SADWRH</sub>	Address Setup before WR High	5		5		ns
t <sub>HADWRH</sub>	Address Hold after WR High	2		2		ns
t <sub>WWRL</sub>	WR Low Width	7		7		ns
t <sub>WRWH</sub>	RD/WR High Width	6		6		ns
t <sub>DWRHRDY</sub>	WR High Delay after REDY					
	(O/D) or (A/D) Disable	0		0		ns
t <sub>SDATWH</sub>	Data Setup before WR High	5		5		ns
t <sub>HDATWH</sub>	Data Hold after WR High	1		1		ns
Switching C	Tharacteristics:					
t <sub>DRDYWRL</sub>	REDY(O/D) or $(A/D)$ Low Delay					
	after $\overline{WR}/\overline{CS}$ Low		10		10.5	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth					
	for Write	15 + 7D'	T/16	15 + 7DT	/16	ns
t <sub>SRDYCK</sub>	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT	/16 8 + 7DT/16	1 + 7DT/2	16 8 + 7DT/16	ns

NOTE

<sup>1</sup>Not required if  $\overline{\text{RD}}$  and address are valid t<sub>HBGRCSV</sub> after  $\overline{\text{HBG}}$  goes low. For first access after  $\overline{\text{HBR}}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value 1/2 t<sub>CLK</sub> before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by t<sub>HBGRCSV</sub> after HBG goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HBG}}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the *ADSP-2106x SHARC User's Manual, Second Edition.* 




Figure 18a. Synchronous REDY Timing




Figure 18b. Asynchronous Read/Write—Host to ADSP-2106x

#### Three-State Timing-Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN


and the **SBTS** pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{\text{SBTS}}$  pin.

		ADSP-2	21060	ADSP-21	060L	
Paramet	er	Min	Max	Min	Max	Units
Timing Re	equirements:					
t <sub>STSCK</sub>	<b>SBTS</b> Setup before CLKIN	12 + DT/2		12 + DT/2		ns
t <sub>HTSCK</sub>	SBTS Hold before CLKIN		6 + DT/2		6 + DT/2	ns
Switching	Characteristics:					
t <sub>MIENA</sub>	Address/Select Enable after CLKIN	-1.5 - DT/8		-1.25 - DT/8		ns
t <sub>MIENS</sub>	Strobes Enable after CLKIN <sup>1</sup>	-1.5 - DT/8		-1.5 - DT/8		ns
t <sub>MIENHG</sub>	HBG Enable after CLKIN	-1.5 - DT/8		-1.5 - DT/8		ns
t <sub>MITRA</sub>	Address/Select Disable after CLKIN		0 - DT/4		0 - DT/4	ns
t <sub>MITRS</sub>	Strobes Disable after CLKIN <sup>1</sup>		1.5 - DT/4		1.5 - DT/4	ns
t <sub>MITRHG</sub>	HBG Disable after CLKIN		2.0 - DT/4		2.0 - DT/4	ns
t <sub>DATEN</sub>	Data Enable after CLKIN <sup>2</sup>	9 + 5DT/16		9 + 5DT/16		ns
t <sub>DATTR</sub>	Data Disable after CLKIN <sup>2</sup>	0 - DT/8	7 - DT/8	0 - DT/8	7 - DT/8	ns
t <sub>ACKEN</sub>	ACK Enable after CLKIN <sup>2</sup>	7.5 + DT/4		7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable after CLKIN <sup>2</sup>	-1 - DT/8	6 - DT/8	-1 - DT/8	6 - DT/8	ns
t <sub>ADCEN</sub>	ADRCLK Enable after CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>ADCTR</sub>	ADRCLK Disable after CLKIN		8 - DT/4		8 - DT/4	ns
t <sub>MTRHBG</sub>	Memory Interface Disable before					
	$\overline{\text{HBG}}$ Low <sup>3</sup>	0 + DT/8		0 + DT/8		ns
t <sub>MENHBG</sub>	Memory Interface Enable after					
	HBG High <sup>3</sup>	19 + DT		19 + DT		ns


NOTES

<sup>1</sup>Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAG}$ .

<sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write. <sup>3</sup>Memory Interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, BMS (in EPROM boot mode).



#### Figure 19a. Three-State Timing (Bus Transition Cycle, SBTS Assertion)



MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, PAGE, DMAGx. BMS (IN EPROM BOOT MODE)

Figure 19b. Three-State Timing (Host Transition Cycle)

#### DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, DMAG controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , PAGE,  $\overline{\text{MS}}_{3-0}$ , ACK, and  $\overline{\text{DMAG}}$  signals. For Paced Master mode, the data

transfer is controlled by ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}_{3-0}$ , and ACK (not  $\overline{\text{DMAG}}$ ). For Paced Master mode, the Memory Read–Bus Master, Memory Write–Bus Master, and Synchronous Read/ Write–Bus Master timing specifications for ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}_{3-0}$ ,  $\overline{\text{SW}}$ , PAGE, DATA<sub>47-0</sub>, and ACK also apply.

		ADSP-21060	)	ADSP-2106	0L	
Paramet	er	Min	Max	Min	Max	Units
Timing Re	equirements:					
t <sub>SDRLC</sub>	DMARx Low Setup before CLKIN <sup>1</sup>	5		5		ns
t <sub>SDRHC</sub>	DMARx High Setup before CLKIN <sup>1</sup>	5		5		ns
t <sub>WDR</sub>	DMARx Width Low					
	(Nonsynchronous)	6		6		ns
t <sub>SDATDGL</sub>	Data Setup after DMAGx Low <sup>2</sup>		10 + 5DT/8		10 + 5 DT/8	ns
t <sub>HDATIDG</sub>	Data Hold after DMAGx High	2		2		ns
t <sub>DATDRH</sub>	Data Valid after DMARx High <sup>2</sup>		16 + 7DT/8		16 + 7DT/8	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge	23 + 7DT/8		23 + 7DT/8		ns
t <sub>DMARH</sub>	DMARx Width High	6		6		ns
Switching	Characteristics:					
t <sub>DDGL</sub>	DMAGx Low Delay after CLKIN	9 + DT/4	15 + DT/4	9 + DT/4	15 + DT/4	ns
t <sub>WDGH</sub>	DMAGx High Width	6 + 3DT/8		6 + 3DT/8		ns
t <sub>WDGL</sub>	DMAGx Low Width	12 + 5DT/8		12 + 5DT/8		ns
t <sub>HDGC</sub>	DMAGx High Delay after CLKIN	-2 - DT/8	6 - DT/8	-2 - DT/8	6 - DT/8	ns
t <sub>VDATDGH</sub>	Data Valid before DMAGx High <sup>3</sup>	8 + 9DT/16		8 + 9DT/16		ns
t <sub>DATRDGH</sub>	Data Disable after DMAGx High <sup>4</sup>	0	7	0	7	ns
t <sub>DGWRL</sub>	WR Low before DMAGx Low	0	2	0	2	ns
t <sub>DGWRH</sub>	$\overline{\text{DMAG}}$ x Low before $\overline{\text{WR}}$ High	10 + 5 DT/8 + W		10 + 5 DT/8 + W		ns
t <sub>DGWRR</sub>	WR High before DMAGx High	1 + DT/16	3 + DT/16	1 + DT/16	3 + DT/16	ns
t <sub>DGRDL</sub>	RD Low before DMAG Low	0	2	0	2	ns
t <sub>DRDGH</sub>	RD Low before DMAGx High	11 + 9DT/16 + W		11 + 9DT/16 + W		ns
t <sub>DGRDR</sub>	RD High before DMAGx High	0	3	0	3	ns
t <sub>DGWR</sub>	$\overline{\text{DMAG}}$ x High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAG}}$ x					
	Low	5 + 3DT/8 + HI		5 + 3DT/8 + HI		ns
t <sub>DADGH</sub>	Address/Select Valid to DMAGx High	17 + DT		17 + DT		ns
t <sub>DDGHA</sub>	Address/Select Hold after DMAGx					
	High	-0.5		-0.5		ns

W = (number of wait states specified in WAIT register)  $\times \, t_{CK}.$ 

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).


#### NOTES

<sup>1</sup>Only required for recognition in the current cycle.

 $^2$ t<sub>SDATDGL</sub> is the data setup requirement if  $\overline{\text{DMAR}}$ x is not being used to hold off completion of a write. Otherwise, if  $\overline{\text{DMAR}}$ x low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{\text{DMAR}}$ x is brought high.

 $^{3}$ t<sub>VDATDGH</sub> is valid if  $\overline{\text{DMAR}}x$  is not being used to hold off completion of a read. If  $\overline{\text{DMAR}}x$  is used to prolong the read, then t<sub>VDATDGH</sub> = 8 + 9DT/16 + (n × t<sub>CK</sub>) where *n* equals the number of extra cycles that the access is prolonged.

<sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



\* MEMORY READ – BUS MASTER, MEMORY WRITE – BUS MASTER, AND SYNCHRONOUS READ/WRITE – BUS MASTER TIMING SPECIFICATIONS FOR ADDR<sub>31-0</sub>, RD, WR, SW, MS<sub>3-0</sub> AND ACK ALSO APPLY HERE.

Figure 20. DMA Handshake Timing

### Link Ports: $1 \times CLK$ Speed Operation

		ADSP-2	21060	ADSP-2	1060L	
Paramete	r	Min	Max	Min	Max	Units
Receive						
Timing Req	uirements:					
t <sub>SLDCL</sub>	Data Setup before LCLK Low	3.5		3		ns
t <sub>HLDCL</sub>	Data Hold after LCLK Low	3		3		ns
t <sub>LCLKIW</sub>	LCLK Period (1 × Operation)	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	6		6		ns
t <sub>LCLKRWH</sub>	LCLK Width High	5		5		ns
Switching (	Characteristics:					
t <sub>DLAHC</sub>	LACK High Delay after CLKIN High	18 + DT/2	28.5 + DT/2	18 + DT/2	28.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay after LCLK High <sup>1</sup>	-3	13	-3	13	ns
t <sub>ENDLK</sub>	LACK Enable from CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable from CLKIN		20 + DT/2		20 + DT/2	ns
Transmit						
Timing Req	uirements:					
t <sub>SLACH</sub>	LACK Setup before LCLK High	18		20		ns
t <sub>HLACH</sub>	LACK Hold after LCLK High	-7		-7		ns
Switching (	Characteristics:					
t <sub>DLCLK</sub>	LCLK Delay after CLKIN $(1 \times operation)$		15.5		16.5	ns
t <sub>DLDCH</sub>	Data Delay after LCLK High		3		2.5	ns
t <sub>HLDCH</sub>	Data Hold after LCLK High	-3		-3		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1$	$(t_{CK}/2) + 1.25$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1.25$	$(t_{CK}/2) + 1.0$	ns
t <sub>DLACLK</sub>	LCLK Low Delay after LACK High	$(t_{CK}/2) + 8.5$	$(3 \times t_{CK}/2) + 17$	$(t_{CK}/2) + 8.0$	$(3 \times t_{CK}/2) + 17.5$	ns
t <sub>ENDLK</sub>	LDAT, LCLK Enable after CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LDAT, LCLK Disable after CLKIN		20 + DT/2		20 + DT/2	ns
	Service Request Interrupts: $1 \times and$					
	Operations					
Timing Req						
t <sub>SLCK</sub>	LACK/LCLK Setup before CLKIN Low <sup>2</sup>	10		10		ns
t <sub>HLCK</sub>	LACK/LCLK Hold after CLKIN Low <sup>2</sup>	2		2		ns

NOTES

 $^{1}$ LACK will go low with  $t_{DLALC}$  relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.  $^{2}$ Only required for interrupt recognition in the current cycle.

#### Link Ports: 2 × CLK Speed Operation


Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK, (setup skew =  $t_{LCLKTWH}$  min –  $t_{DLDCH}$  –  $t_{SLDCL}$ ). Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA, (hold skew =  $t_{LCLKTWL}$  min –  $t_{HLDCH}$  –  $t_{HLDCL}$ ). Calculations made directly from 2 × speed specifications will result in unrealistically small skew times because they include multiple tester guardbands. The setup and hold skew times shown below are calculated to include only one tester guardband.

ADSP-21060 Setup Skew = 1.93 ns max ADSP-21060 Hold Skew = 2.95 ns max ADSP-21060L Setup Skew = 1.87 ns max ADSP-21060L Hold Skew = 1.69 ns max

		ADSP-	21060	ADSP-21	060L	
Paramete	r	Min	Max	Min	Max	Units
Receive						
Timing Req	nuirements:					
t <sub>SLDCL</sub>	Data Setup before LCLK Low	2.5		2.25		ns
t <sub>HLDCL</sub>	Data Hold after LCLK Low	2.25		2.25		ns
t <sub>LCLKIW</sub>	LCLK Period $(2 \times \text{Operation})$	t <sub>CK</sub> /2		t <sub>CK</sub> /2		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	4.5		5.0		ns
t <sub>LCLKRWH</sub>	LCLK Width High	4.25		4.0		ns
Switching (	Characteristics:					
t <sub>DLAHC</sub>	LACK High Delay after CLKIN High	18 + DT/2	28.5 + DT/2	18 + DT/2	29.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay after LCLK High <sup>1</sup>	6	16	6	18	ns
Transmit						
Timing Req	nuirements:					
t <sub>SLACH</sub>	LACK Setup before LCLK High	19		19		ns
t <sub>HLACH</sub>	LACK Hold after LCLK High	-6.75		-6.5		ns
Switching (	Characteristics:					
t <sub>DLCLK</sub>	LCLK Delay after CLKIN		8		8	ns
t <sub>DLDCH</sub>	Data Delay after LCLK High		2.5		2.25	ns
t <sub>HLDCH</sub>	Data Hold after LCLK High	-2.0		-2.0		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	$(t_{CK}/4) - 1$	$(t_{CK}/4) + 1$	$(t_{CK}/4) - 0.74$	$5 (t_{CK}/4) + 1.5$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	$(t_{CK}/4) - 1$	$(t_{CK}/4) + 1$	$(t_{CK}/4) - 1.5$	$(t_{CK}/4) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay after LACK High	$(t_{CK}/4) + 9$	$(3 \star t_{CK}/4) + 16.5$	$(t_{CK}/4) + 9$	$(3 \star t_{CK}/4) + 16.5$	ns


NOTE

<sup>1</sup>LACK will go low with t<sub>DLALC</sub> relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.




THE  $t_{SLACH}$  REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE TRANSMITTED.

#### RECEIVE



#### LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION



LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.

#### LINK PORT INTERRUPT SETUP TIME




Figure 21. Link Ports

#### **Serial Ports**

		ADSP-	-21060	ADSP-2	21060L	
Paramet	ter	Min	Max	Min	Max	Units
Externa	l Clock					
Timing R	equirements:			2.5		
t <sub>SFSE</sub>	TFS/RFS Setup before TCLK/RCLK <sup>1</sup>	3.5		3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup>	4		4		ns
t <sub>SDRE</sub>	Receive Data Setup before RCLK <sup>1</sup> Receive Data Hold after RCLK <sup>1</sup>	1.5 4		1.5		ns
t <sub>HDRE</sub>	TCLK/RCLK Width	9.5		4 9.0		ns
t <sub>SCLKW</sub> t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns ns
Internal		<sup>CK</sup>		<sup>L</sup> CK		113
	equirements:					
t <sub>SFSI</sub>	TFS Setup before TCLK <sup>1</sup> ; RFS Setup					
-3131	before RCLK <sup>1</sup>	8		8		ns
t <sub>HFSI</sub>	TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup>	1		1		ns
t <sub>SDRI</sub>	Receive Data Setup before RCLK <sup>1</sup>	3		3		ns
t <sub>HDRI</sub>	Receive Data Hold after RCLK <sup>1</sup>	3		3		ns
Externa	l or Internal Clock					
Switching	Characteristics:					
t <sub>DFSE</sub>	RFS Delay after RCLK (Internally					
	Generated RFS) <sup>3</sup>		13		13	ns
t <sub>HOFSE</sub>	RFS Hold after RCLK (Internally					
	Generated RFS) <sup>3</sup>	3		3		ns
Externa						
-	Characteristics:					
t <sub>DFSE</sub>	TFS Delay after TCLK (Internally		10		10	
+	Generated TFS) <sup>3</sup> TES Hold ofter TCLK (Internally		13		13	ns
t <sub>HOFSE</sub>	TFS Hold after TCLK (Internally Generated TFS) <sup>3</sup>	3		3		20
taam	Transmit Data Delay after TCLK <sup>3</sup>	5	16	5	16	ns ns
t <sub>DDTE</sub> t <sub>HODTE</sub>	Transmit Data Hold after TCLK <sup>3</sup>	5	10	5	10	ns
Internal				-		
	Characteristics:					
t <sub>DFSI</sub>	TFS Delay after TCLK (Internally					
DIG	Generated TFS) <sup>3</sup>		4.5		4.5	ns
t <sub>HOFSI</sub>	TFS Hold after TCLK (Internally					
	Generated TFS) <sup>3</sup>	-1.5		-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay after TCLK <sup>3</sup>		7.5		7.5	ns
t <sub>HDTI</sub>	Transmit Data Hold after TCLK <sup>3</sup>	0		0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width	$(t_{SCLK}/2) - 2$	$(t_{SCLK}/2) + 2$	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	ns
	and Three-State					
	Characteristics:	25		1.0		
t <sub>DDTEN</sub>	Data Enable from External TCLK <sup>3</sup> Data Disable from External TCLK <sup>3</sup>	3.5	10.5	4.0	10.5	ns
t <sub>DDTTE</sub>	Data Enable from Internal TCLK <sup>3</sup>	0	10.5	0	10.5	ns
t <sub>DDTIN</sub> t <sub>DDTTI</sub>	Data Disable from Internal TCLK <sup>3</sup>	0	3	0	3	ns ns
t <sub>DCLK</sub>	TCLK/RCLK Delay from CLKIN		22 + 3DT/8		22 + 3DT/8	ns
t <sub>DPTR</sub>	SPORT Disable after CLKIN		17		17	ns
	CLK with External TFS					
	Sultiprocessing) <sup>4</sup>					
	equirements:					
t <sub>STFSCK</sub>	TFS Setup before CLKIN	5		5		ns
t <sub>HTFSCK</sub>	TFS Hold after CLKIN	t <sub>CK</sub> /2		t <sub>CK</sub> /2		ns
	l Late Frame Sync					
Switching	Characteristics:					
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or		12		12.8	ns
	External RFS with MCE = 1, MFD = $0^5$					
t <sub>DDTENFS</sub>		2		2 5		
	$MFD = 0^5$	3		3.5		ns

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay & frame sync setup and hold, 2) data delay & data setup and hold, and 3) SCLK width.


NOTES

<sup>1</sup>Referenced to sample edge.


 ${}^{2}$ RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.  ${}^{3}$ Referenced to drive edge.

<sup>4</sup>Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.

<sup>5</sup>MCE = 1, TFS enable and TFS valid follow  $t_{DDTLFSE}$  and  $t_{DDTENFS}$ .



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 22. Serial Ports




Figure 23. External Late Frame Sync

#### JTAG Test Access Port and Emulation

		ADSP	-21060	ADSP	ADSP-21060L		
Parameter		Min	Max	Min	Max	Units	
Timing Requ	uirements:						
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns	
t <sub>STAP</sub>	TDI, TMS Setup before TCK High	5		5		ns	
t <sub>HTAP</sub>	TDI, TMS Hold after TCK High	6		6		ns	
t <sub>SSYS</sub>	System Inputs Setup before TCK Low <sup>1</sup>	7		7		ns	
t <sub>HSYS</sub>	System Inputs Hold after TCK Low <sup>1</sup>	18		18.5		ns	
t <sub>TRSTW</sub>	TRST Pulsewidth	4t <sub>CK</sub>		4t <sub>CK</sub>		ns	
Switching C	haracteristics:						
t <sub>DTDO</sub>	TDO Delay from TCK Low		13		13	ns	
t <sub>DSYS</sub>	System Outputs Delay after TCK Low <sup>2</sup>		18.5		18.5	ns	

NOTES

<sup>1</sup>System Inputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, RD, WR, ACK, SBTS, SW, HBR, HBG, CS, DMARI, DMAR2, BR<sub>6-1</sub>, ID<sub>2-0</sub>, RPBA, IRQ<sub>2-0</sub>, FLAG<sub>3-0</sub>, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET. <sup>2</sup>System Outputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR<sub>6-1</sub>, CPA, FLAG<sub>3-0</sub>, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, BMS.




Figure 24. IEEE 11499.1 JTAG Test Access Port

#### **OUTPUT DRIVE CURRENTS**

Figure 28 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.

#### POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

#### Example:

Estimate P<sub>EXT</sub> with the following assumptions:

- -A system with one bank of external data memory RAM (32-bit)
- –Four 128K  $\times$  8 RAM chips are used, each with a load of 10 pF
- -External data memory writes occur every other cycle, a rate
- of  $1/(4t_{CK})$ , with 50% of the pins switching

–The instruction cycle rate is 40 MHz ( $t_{CK}$  = 25 ns).

The  $P_{\rm EXT}$  equation is calculated for each class of pins that can drive:

Table II. External Power Calculations (5 V Device)

Pin Type	# of Pins	% Switching	×C	×f	$\times$ V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
Address MS0 WR	15 1 1	50 0 -	× 44.7 pF	× 10 MHz × 10 MHz × 20 MHz	imes 25 V	= 0.084 W = 0.000 W = 0.022 W
Data ADDRCLK	32 1	50 	× 14.7 pF	× 10 MHz × 20 MHz	imes 25 V	= 0.059 W = 0.002 W

 $P_{EXT} = 0.167 W$ 

Table III.	External Power	Calculations	(3.3 V Device)
------------	----------------	--------------	----------------

Pin Type	# of Pins	% Switching	×C	×f	$\times$ V <sub>DD</sub> <sup>2</sup> = P <sub>EXT</sub>
$\frac{\text{Address}}{\text{MS0}}$	15 1	50 0			$\times 10.9 \text{ V} = 0.037 \text{ W}$ $\times 10.9 \text{ V} = 0.000 \text{ W}$
WR	1	-	-		$\times 10.9 \text{ V} = 0.010 \text{ W}$
Data	32	50	-		$\times 10.9 \text{ V} = 0.026 \text{ W}$
ADDRCLK	1	-	× 4.7 pF	× 20 MHz	$\times 10.9 \text{ V} = 0.001 \text{ W}$

 $P_{EXT} = 0.074 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 V)$$

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### TEST CONDITIONS Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \,\Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$ and  $t_{DECAY}$  as shown in Figure 25. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_{L_3}$  and with  $\Delta V$  equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 25). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{DATRWH}$  for the write cycle).




Figure 25. Output Enable/Disable





Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



*Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)* 

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 26). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 29–30, 33–34 show how output rise time varies with capacitance. Figures 31, 35 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section *Output Disable Time* under Test Conditions.) The graphs of Figures 29, 30 and 31 may not be linear outside the ranges shown.




Figure 28. ADSP-2106x Typical Drive Currents ( $V_{DD} = 5 V$ )




Figure 29. Typical Output Rise Time (10%–90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD} = 5 V$ )




Figure 30. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance ( $V_{DD} = 5$  V)




Figure 31. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 5 V$ )




Figure 32. ADSP-2106x Typical Drive Currents (V<sub>DD</sub> = 3.3 V)




Figure 33. Typical Output Rise Time (10%–90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD}$  = 3.3 V)




Figure 34. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance ( $V_{DD}$  = 3.3 V)

#### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-2106x is packaged in a 240-lead thermally enhanced PQFP. The top surface of the package contains a copper slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the copper slug is internally connected to GND through the device substrate. The ADSP-2106x is specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

- $T_{CASE}$  = Case temperature (measured on top surface of package) PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).
- $\theta_{CA}$  = Value from table below.




Figure 35. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 3.3 V$ )

Airflow (Linear Ft./Min.)	0	100	200	400	600
$\theta_{CA}$ (°C/W)	10	9	8	7	6


NOTES

This represents thermal resistance at total power of 5 W.

With air flow, no variance is seen in  $\theta_{CA}$  with power.

 $\theta_{CA}$  at 0 LFM varies with power: at 2W,  $\theta_{CA} = 14^{\circ}$ C/W, at 3 W  $\theta_{CA} = 11^{\circ}$ C/W.  $\theta_{IC} = 0.3^{\circ}$ C/W.

#### 240-LEAD METRIC PQFP PIN CONFIGURATIONS




THE 240-LEAD PACKAGE CONTAINS A COPPER HEAT SLUG FLUSH WITH ITS TOP SURFACE. THE SLUG IS INTERNALLY CONNECTED TO GROUND.

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name		Pin Name
1	TDI	41	ADDR20	81	TCLK0	121	DATA41	161	DATA14	201	L2DAT0
2	TRST	42	ADDR21	82	TFS0	122	DATA40	162	DATA13		L2CLK
3	VDD	43	GND	83	DR0	123	DATA39	163	DATA12	203	L2ACK
4	TDO	44	ADDR22	84	RCLK0	124	VDD	164	GND		NC
5	TIMEXP	45	ADDR23	85	RFS0	125	DATA38	165	DATA11	205	VDD
6	EMU	46	ADDR24	86	VDD	126	DATA37	166	DATA10	206	L3DAT3
7	ICSA	47	VDD	87	VDD	127	DATA36	167	DATA9	207	L3DAT2
8	FLAG3	48	GND	88	GND	128	GND	168	VDD	208	L3DAT1
9	FLAG2	49	VDD	89	ADRCLK	129	NC	169	DATA8	209	L3DAT0
10	FLAG1	50	ADDR25	90	REDY	130	DATA35	170	DATA7	210	L3CLK
11	FLAG0	51	ADDR26	91	HBG	131	DATA34	171	DATA6	211	L3ACK
12	GND	52	ADDR27	92	CS	132	DATA33	172	GND	212	GND
13	ADDR0	53	GND	93	RD	133	VDD	173	DATA5	213	L4DAT3
14	ADDR1	54	MS3	94	WR	134	VDD	174	DATA4	214	L4DAT2
15	VDD	55	$\overline{\text{MS2}}$	95	GND	135	GND	175	DATA3	215	L4DAT1
16	ADDR2	56	MS1	96	VDD	136	DATA32	176	VDD		L4DAT0
17	ADDR3	57	MS0	97	GND	137	DATA31	177	DATA2		L4CLK
18	ADDR4	58	SW	98	CLKIN	138	DATA30	178	DATA1	218	L4ACK
19	GND	59	BMS	99	ACK	139	GND	179	DATA0	219	VDD
20	ADDR5	60	ADDR28	100	DMAG2	140	DATA29	180	GND	220	GND
21	ADDR6	61	GND	101	DMAG1	141	DATA28	181	GND	221	VDD
22	ADDR7	62	VDD	102	PAGE	142	DATA27	182	L0DAT3		L5DAT3
23	VDD	63	VDD	103	VDD	143	VDD	183	L0DAT2		L5DAT2
24	ADDR8	64	ADDR29	104	BR6	144	VDD	184	L0DAT1		L5DAT1
25	ADDR9	65	ADDR30	105	BR5	145	DATA26	185	L0DAT0		L5DAT0
26	ADDR10	66	ADDR31	106	BR4	146	DATA25	186	L0CLK		L5CLK
27	GND	67	GND	107	BR3	147	DATA24	187	L0ACK		L5ACK
28	ADDR11	68	SBTS	108	BR2	148	GND	188	VDD	228	GND
29	ADDR12	69	DMAR2	109	BR1	149	DATA23	189	L1DAT3	229	ID2
30	ADDR13	70	DMAR1	110	GND	150	DATA22	190	L1DAT2	230	ID1
31	VDD	71	HBR	111	VDD	151	DATA21	191	L1DAT1	231	ID0
32	ADDR14	72	DT1	112	GND	152	VDD	192	L1DAT0		LBOOT
33	ADDR15	73	TCLK1	113	DATA47	153	DATA20	193	L1CLK	233	RPBA
34	GND	74	TFS1	114	DATA46	154	DATA19	194	LIACK	234	RESET
35	ADDR16	75	DR1	115	DATA45	155	DATA18	195	GND		EBOOT
36	ADDR17	76	RCLK1	116	VDD	156	GND	196	GND	236	IRQ2
37	ADDR18	77	RFS1	117	DATA44	157	DATA17	197	VDD	237	IRQ1
38	VDD VDD	78	GND	118	DATA43	158	DATA16	198	L2DAT3	238	IRQ0
39 40	ADDR19	79	<u>CPA</u>	119	DATA42	159	DATA15	199	L2DAT2	239	TCK
40	ADDRI9	80	DT0	120	GND	160	VDD	200	L2DAT1	240	TMS

#### PACKAGE DIMENSIONS

Dimensions shown in inches and (mm).

#### 240-Lead Metric PQFP



#### **ORDERING GUIDE**

Part Number	Case Temperature Range	Instruction Rate	<b>On-Chip SRAM</b>	<b>Operating Voltage</b>
ADSP-21060KS-133	0°C to +85°C	33 MHz	4 Mbit	5 V
ADSP-21060KS-160	0°C to +85°C	40 MHz	4 Mbit	5 V
ADSP-21060LKS-133	0°C to +85°C	33 MHz	4 Mbit	3.3 V
ADSP-21060LKS-160	0°C to +85°C	40 MHz	4 Mbit	3.3 V

NOTES

1. These parts are packaged in a 240-lead, thermally enhanced Plastic Quad Flatpack (PQFP).

2. Parts for the industrial and military temperature ranges will be available in 1998.