




MROD-Out FPGA Configuration

Note: On the MROD-Out level of schematic
TCK, TMS, TDI and TDO connect to the
Output FPGA JTAG pins.




ALL MROD-In FPGA Configuration


Note: On the MROD-Out level of schematic
TCK, TMS, TDI and TDO connect to the
Output FPGA JTAG pins.



A reset also issues a re-configuration of all FPGAs



After re-configuration 'General_Rst_n' is kept active for 10 ms.



MROD-Out		Rev	V2	9
		Date	7 Feb 2006	
FPGA Configuration And Resets		Time	1:33:23 pm	
Proj: MROD-X	Proj.No: 38405	Name	Ton van Reen	
Peter Jansweijer	peterj@nikhef.nl	Size	A3	4 1 4 A
NIKHEF <small>NATIONAAL INSTITUUT VOOR KERN- FYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409, 020-592 2000 1098 SJ AMSTERDAM NEDERLAND</small>		Dim	420 x 297 mm	
		Page	12 of 19	