





LocalBAR  
These settings are used for BAR at power-up when this module is plugged into a non-VME64x backplane (without GA pins).




Note that the 33 ohm series termination resistors for the LRL, LDOWN\_n and LFF\_n signals should be placed near the S-Link connector.

Note that series termination is incorporated by the Digital Contolled Impedance (DCI) feature of the Output FPGA.



PWRDWN\_B is unsupported (should be pulled high)  
HSWAP\_EN = '0' => User I/Os have pull-up resistors during configuration



Other (Output) FPGA Control signals

S-LINK FEMB Connector Receptable

MROD-Out		Rev	V2	8	
		Date	7 Feb 2006		
S-Link and Outp. FPGA Auxiliary Connections		Time	1:29:59 pm		
Proj:	MROD-X	Proj.No:	38405		
Peter Jansweijer		peterj@nikhef.nl			
NIKHEF © ET-Nikhef Amsterdam	NATIONAAL INSTITUUT VOOR KERN-FYSICA EN HOGE ENERGIE-FYSICA KRUISLAAN 409, 020-592 2000 1098 SJ AMSTERDAM NEDERLAND		Size	A3	4 1 4 A
			Dim	420 x 297 mm	
			Page	10 of 19	