



DOUT is BUSY in SelectMAP mode and BUSY should NOT be used for parallel chains where the same bitstream is loaded into multiple devices. See "Virtex-II Pro FPGA User Guide", Chapter 4 -> Configuration -> Slave SelectMAP programming mode -> BUSY.
 Note: FCC>SelectMAP = 50 Mhz so CCLK < 50 Mhz!

RDWR_B & Input channels are loaded in parallel so there is no possibility for readback (RDWR_B = '0') and each CS_B = '0'.
 '0n' = '1', '0ff' = '0'.
 Default configuration mode will be Slave SelectMAP. It may be necessary to use Master SelectMap configuration. See Xilinx PROM Errata. Answer Record #13552.
 In this case set MRDQ-Out FPGA and one MRDQ-In FPGA to Master SelectMap and all other MRDQ-In FPGAs to Slave SelectMap.

Pull-Ups
 arC242 package
 R8024 R8025 R8025 R8025
 VCC STIM 1 5
 4000 sepauin 8
 4001_ALERT 10
 3
 GND

Testpoints force Soare lines to be accessible.
 Soare(4:0) >>> U4_4B U3_4B U2_4B U1_4B U0_4B
 Soare(4:0)

channel_in		Rev	80
Input FPGA Auxiliary Connections		Date	26 Jan 2005
Proj: MRDQ-X	Proj.No:38405	Time	12:11:01 pm
Peter Jansweijer	peter.j@nikhef.nl	Name	Peter Jansweijer
NATIONAAL INSTITUUT VOOR KERNFYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409, 020-592 2000 1098 SJ AMSTERDAM NEDERLAND		Size	A3
©Eindhoven		Dim	420 x 297 mm
		Page	6 of 6