



DOU1 is BUSY in SelectMAP mode and BUSY should NOT be used for parallel chains where the same bitstream is loaded into multiple devices. See "Virtex-II Pro FPGA User Guide", Chapter 4 -> Configuration -> Slave SelectMAP programming mode -> BUSY.
 Note: FCC_SelectMAP = 50 Mhz so CLK < 50 Mhz!

RDWR_B & Input channels are loaded in parallel so there is no possibility for readback (RDWR_B = '0') and each CS_B = '0'.
 INIT_B, CCLK, DONE
 INIT_B, CCLK, DONE

PRDUN_B is unsupported (should be pulled high)
 HSMAP_EN = '0' => User I/Os have pull-up resistors during configuration

Temperature sensing diode
 Pull-Ups
 arC242 package
 R4024 R4025 R4025 R4025

VBAT1 is description key memory backup supply
 FPGA Control signals
 TCK, TMS, TDI, TDO
 FPGA_JTAG_Signals



| | | | |
|--|--|------|------------------|
| channel_in | | Rev | 80 |
| Input FPGA Auxiliary Connections | | Date | 26 Jan 2005 |
| Proj: MR0D-X | | Time | 12:11:01 pm |
| Peter Jansweijer | | Name | Peter Jansweijer |
| NATIONAAL INSTITUUT VOOR KERNFYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409, 020-592 2000 1098 SJ AMSTERDAM NEDERLAND | | Size | A3 |
| ©ET-Nikhef Amsterdam | | Dim | 420 x 297 mm |
| | | Page | 6 of 6 |