




DUT is BUSY in SelectMAP mode and BUSY should NOT be used for parallel chains where the same bitstream is loaded into multiple devices. See "Virtex-II Pro FPGA User Guide", Chapter 4 -> Configuration -> Slave SelectMAP programming mode -> BUSY. Note: FCC>SelectMAP = 50 Khz so CCLK < 50 Khz!



RDWR\_B & Input channels are loaded in parallel so there is no possibility for readback (RDWR\_B = '0' and each CS\_B = '0').

Default configuration mode will be Slave SelectMAP. It may be necessary to use Master SelectMap configuration. See Xilinx PROM Errata. Answer Record #13552. In this case set MRDQ-Out FPGA and one MRDQ-In FPGA to Master SelectMap and all other MRDQ-In FPGAs to Slave SelectMap.



channel_in	
Rev	80
Date	26 Jan 2005
Time	12:11:01 pm
Input FPGA Auxiliary Connections	
Proj: MRDQ-X	Proj.No:38405
Peter Jansweijer	peter.j@nikhef.nl
NATIONAAL INSTITUUT VOOR KERNFYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409 020-592 2000 1098 SJ AMSTERDAM NEDERLAND	
Size A3	4 1 4 A
Dim	420 x 297 mm
Page 6 of 6	

Testpoints: Force Spare lines to be accessible.