Hybrid

• extra connectors

• space for signal lines

• issues:

  • grounding scheme
  • layout with readout chips
  • line driving capabilities of chips (extra buffering on flange?)

Previous slide

Next slide

Back to first slide

View graphic version