Digital control lines
LVDS (low voltage differential signalling)
- clock, trigger, reset
- frequency: 40 MHz
- line termination needed
- clock / trigger per 4 / 8 / (16) chips
CMOS-level
- I2C interface
- low frequency
- line termination optional (series termination)
- one set of signals for 1/2 wheel?