

A	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
B	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
C	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
E	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
G	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
H	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
I	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
J	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
K	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

ADSP21160N
 IC401
 Clock Configuration:
 CLK_CFG(3:0) = '0010'
 => Core / CLKIN Ratio: 2:1

ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401
ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401	ADSP21160N	IC401

Bootling Mode:
 EBOOT = '0', LBOOT = '1', BMS_n = '1' (Inout)
 => Link Port Bootling

SHARC Power pins:
 VDDINT (119) 40 pins
 VDDEXT (3V3) 43 pins
 GND 82 pins
 NC 9 pins

MR0D-In	Rev 38
SHARC	Date 26 Jan 2005
Proj: MR0D-X	Time 12:08:07 pm
Peter Jansweijer	Name peter.j
NIKHEF	Size A3 4 1 4 A
NATIONAAL INSTITUUT VOOR KERN- FYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409 020-532 2000 1098 SJ AMSTERDAM NEDERLAND	Dim 420 x 297 mm
©Ei-Nikhef Amsterdam	Page 2 of 4