



2V5 @ 1,5A

REG.M1.1.ME => VCC_A_MGT => MGT Power (est. loaded 31 + 49 = 80 mA)
 REG.M1.1.ME => VTTV5_MGT => MGT TX (RX) Termination (est. loaded 11 mA)

Note: VTTV8_MGT is common to all MKOD-Ins
 PAD6 connected to G0L
 AC coupled

PAD19 connected to MKOD-Out FPGA
 DC coupled

Series Termination for Buffer Memory interface

Series Termination for General purpose

Series Termination for Shared Addressbus

Series Termination for Not (yet) used

Series Termination for Not (yet) used

Series Termination for Shared Databus

Series Termination for SDRAM interface

channel_in		Rev	50
Input FPGA MGT Pur Decoupling, Termination		Date	26 Jan 2005
Proj: MKOD-X	Proj: No:38405	Time	12:10:26 pm
Peter Jansweijer	peter.j@nikhef.nl	Name	peter.j
NATIONAAL INSTITUUT VOOR KERN-FYSICA EN HOOG ENERGIE-FYSICA KRUISLAAN 409 020-592 2000 1098 SJ AMSTERDAM NEDERLAND		Size	A3
©ET-Nikhef Amsterdam		Dim	420 x 297 mm
		Page	4 of 6